mirror of https://github.com/PrimeDecomp/prime.git
52 lines
2.5 KiB
ArmAsm
52 lines
2.5 KiB
ArmAsm
.include "macros.inc"
|
|
|
|
.section .text, "ax" # 0x80003640 - 0x803CB1C0
|
|
|
|
.global __ct__Q210IAllocator8SMetricsFRCQ210IAllocator8SMetrics
|
|
__ct__Q210IAllocator8SMetricsFRCQ210IAllocator8SMetrics:
|
|
/* 800C364C 000C05AC 80 04 00 00 */ lwz r0, 0(r4)
|
|
/* 800C3650 000C05B0 90 03 00 00 */ stw r0, 0(r3)
|
|
/* 800C3654 000C05B4 80 04 00 04 */ lwz r0, 4(r4)
|
|
/* 800C3658 000C05B8 90 03 00 04 */ stw r0, 4(r3)
|
|
/* 800C365C 000C05BC 80 04 00 08 */ lwz r0, 8(r4)
|
|
/* 800C3660 000C05C0 90 03 00 08 */ stw r0, 8(r3)
|
|
/* 800C3664 000C05C4 80 04 00 0C */ lwz r0, 0xc(r4)
|
|
/* 800C3668 000C05C8 90 03 00 0C */ stw r0, 0xc(r3)
|
|
/* 800C366C 000C05CC 80 04 00 10 */ lwz r0, 0x10(r4)
|
|
/* 800C3670 000C05D0 90 03 00 10 */ stw r0, 0x10(r3)
|
|
/* 800C3674 000C05D4 80 04 00 14 */ lwz r0, 0x14(r4)
|
|
/* 800C3678 000C05D8 90 03 00 14 */ stw r0, 0x14(r3)
|
|
/* 800C367C 000C05DC 80 04 00 18 */ lwz r0, 0x18(r4)
|
|
/* 800C3680 000C05E0 90 03 00 18 */ stw r0, 0x18(r3)
|
|
/* 800C3684 000C05E4 80 04 00 1C */ lwz r0, 0x1c(r4)
|
|
/* 800C3688 000C05E8 90 03 00 1C */ stw r0, 0x1c(r3)
|
|
/* 800C368C 000C05EC 80 04 00 20 */ lwz r0, 0x20(r4)
|
|
/* 800C3690 000C05F0 90 03 00 20 */ stw r0, 0x20(r3)
|
|
/* 800C3694 000C05F4 80 04 00 24 */ lwz r0, 0x24(r4)
|
|
/* 800C3698 000C05F8 90 03 00 24 */ stw r0, 0x24(r3)
|
|
/* 800C369C 000C05FC 80 04 00 28 */ lwz r0, 0x28(r4)
|
|
/* 800C36A0 000C0600 90 03 00 28 */ stw r0, 0x28(r3)
|
|
/* 800C36A4 000C0604 80 04 00 2C */ lwz r0, 0x2c(r4)
|
|
/* 800C36A8 000C0608 90 03 00 2C */ stw r0, 0x2c(r3)
|
|
/* 800C36AC 000C060C 80 04 00 30 */ lwz r0, 0x30(r4)
|
|
/* 800C36B0 000C0610 90 03 00 30 */ stw r0, 0x30(r3)
|
|
/* 800C36B4 000C0614 80 04 00 34 */ lwz r0, 0x34(r4)
|
|
/* 800C36B8 000C0618 90 03 00 34 */ stw r0, 0x34(r3)
|
|
/* 800C36BC 000C061C 80 04 00 38 */ lwz r0, 0x38(r4)
|
|
/* 800C36C0 000C0620 90 03 00 38 */ stw r0, 0x38(r3)
|
|
/* 800C36C4 000C0624 80 04 00 3C */ lwz r0, 0x3c(r4)
|
|
/* 800C36C8 000C0628 90 03 00 3C */ stw r0, 0x3c(r3)
|
|
/* 800C36CC 000C062C 80 04 00 40 */ lwz r0, 0x40(r4)
|
|
/* 800C36D0 000C0630 90 03 00 40 */ stw r0, 0x40(r3)
|
|
/* 800C36D4 000C0634 80 04 00 44 */ lwz r0, 0x44(r4)
|
|
/* 800C36D8 000C0638 90 03 00 44 */ stw r0, 0x44(r3)
|
|
/* 800C36DC 000C063C 80 04 00 48 */ lwz r0, 0x48(r4)
|
|
/* 800C36E0 000C0640 90 03 00 48 */ stw r0, 0x48(r3)
|
|
/* 800C36E4 000C0644 80 04 00 4C */ lwz r0, 0x4c(r4)
|
|
/* 800C36E8 000C0648 90 03 00 4C */ stw r0, 0x4c(r3)
|
|
/* 800C36EC 000C064C 80 04 00 50 */ lwz r0, 0x50(r4)
|
|
/* 800C36F0 000C0650 90 03 00 50 */ stw r0, 0x50(r3)
|
|
/* 800C36F4 000C0654 80 04 00 54 */ lwz r0, 0x54(r4)
|
|
/* 800C36F8 000C0658 90 03 00 54 */ stw r0, 0x54(r3)
|
|
/* 800C36FC 000C065C 4E 80 00 20 */ blr
|