encounter
/
ppc750cl
mirror of https://github.com/encounter/ppc750cl.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

isa: fix `ps_mr` having `frA` as argument

This commit is contained in:
InusualZ 2022-05-31 20:12:48 -04:00
parent 3c0656ee3c
commit d1c809b3f6
3 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
disasm/src/generated.rs
View File

@ -2075,7 +2075,6 @@ impl Ins {
], ],
Opcode::PsMr => vec![ Opcode::PsMr => vec![
Field::frD(FPR(((self.code >> 21u8) & 0x1f) as _)), Field::frD(FPR(((self.code >> 21u8) & 0x1f) as _)),
Field::frA(FPR(((self.code >> 16u8) & 0x1f) as _)),
Field::frB(FPR(((self.code >> 11u8) & 0x1f) as _)), Field::frB(FPR(((self.code >> 11u8) & 0x1f) as _)),
], ],
Opcode::PsMsub => vec![ Opcode::PsMsub => vec![

5
disasm/tests/test_disasm.rs
View File

@ -709,6 +709,11 @@ fn test_ins_ps_merge11() {
assert_asm!(0x10AA14E0, "ps_merge11 f5, f10, f2"); assert_asm!(0x10AA14E0, "ps_merge11 f5, f10, f2");
} }
#[test]
fn test_ins_ps_mr() {
assert_asm!(0x10200090, "ps_mr f1, f0");
}
#[test] #[test]
fn test_ins_ps_msub() { fn test_ins_ps_msub() {
assert_asm!(0x10A53778, "ps_msub f5, f5, f29, f6"); assert_asm!(0x10A53778, "ps_msub f5, f5, f29, f6");

2
isa.yaml
View File

@ -1450,7 +1450,7 @@ opcodes:
desc: Paired Single Move Register desc: Paired Single Move Register
bitmask: 0xfc1f07fe bitmask: 0xfc1f07fe
pattern: 0x10000090 pattern: 0x10000090
args: [ frD, frA, frB ] args: [ frD, frB ]
defs: [ frD ] defs: [ frD ]
uses: [ frB ] uses: [ frB ]